Adnan Aziz

Also published under:A. Aziz

Affiliation

University of Texas, Austin, USA

Topic

Threshold Voltage,Pipeline Stages,Processing Elements,Supply Voltage,Undirected,Area Overhead,Arithmetic Operations,Butterfly,Clock Frequency,Design Phase,Discrete Fourier Transform,Fast Fourier Transform,High Supply,High Voltage,High-voltage Supply,Induction Hypothesis,Low Supply,Low Supply Voltage,Low Voltage,Low-density Parity-check,Low-density Parity-check Codes,Memory Array,Memory Content,Memory Data,Memory Size,Minimum Delay,Monte Carlo Simulation,Parity-check,Power Consumption,Power Devices,Pseudocode Of Algorithm,Redundancy Removal,Sense Amplifier,Stage 2,Static Analysis,Swap Operation,Transistor Size,Abstract Syntax,Access Time,Adaptive Memory,Adjacent Components,Adjacent Rows,Amount Of Development,Amount Of Rotation,Amount Of Variance,Array Data,Benchmark,Binary Relation,Bit Error Rate,Boolean Variable,

Biography

Adnan Aziz received the undergraduate degree B.Tech. in electrical engineering from the Indian Institute of Technology, Kanpur, and the Ph.D. degree in electrical engineering and computer sciences from the University of California, Berkeley.
Dr. Aziz's research interests lie in algorithms for the design and analysis of digital integrated circuits. Specifically, he has made contributions to the theory and practice of synthesizing and verifying digital systems. More recently, he has begun studying algorithmic challenges in the design of high-performance routers.